Abstract. New technologies present a widely range of challenges in the design of standard-cell libraries, layout generation and validation of macro-blocks. Thus, the development of new tools being able to deal with these challenges is mandatory. This work presents a transistor placement technique using genetic algorithm associated to analytical programming. The genetic algorithm is used to reduce the search space of possible solutions while analytical equations are used to find out the position of each transistor in the layout.
Introduction
The layout automation of standard-cells and macro-blocks improves the design time due to a rapidly synthesis and this enables the designer to deal with a great range of challenges emergent in new process technologies.
New technologies challenges require additional functionalities as performancedriven placement, antenna diode placement, area-efficient placement of substrate and well ties, performance-driven detailed routing and layout compaction with preference to critical nets [1] . These new challenges increase the complexity of the existing tools and demand the development of new algorithms and methods to be used in the layout automation.
standard-cell and macro-block layouts by using a genetic algorithm integrated with a mathematical programming. The genetic algorithm provides the parameters used in transistor placement constraints and reduces the search space. These constraints are described in a mathematical language and treated by a nonlinear solver. The result is an optimal transistor placement solution given these placement parameters.
Section 2 presents a brief description of state-of-the-art and previous works. The proposed technique is described in Section 3 and 4. The parameters used in the placement constraints are presented in Section 5. Section 6 presents the mathematical language used in the transistor placement. Some preliminary results are given in Section 7 and the paper concludes with Section 8.
Related Work
The synthesis of standard-cell and macro-block layouts has been widely explored. In [2, 3] , the placement algorithms are broadly divided into two classes: Deterministic and Stochastic.
Deterministic methods are basically divided in numerical methods and analytical methods. The forced-directed technique [4, 5] is an example of numerical method where elements are connected to springs. In this technique, forces are applied to springs targeting the placement of the elements. Analytical methods [2, 3, 6, 7] are based on mathematical programming techniques as linear programming (LP) and quadratic programming (QP). Thus, the placement problem is described in a mathematical language. Once the method is able to solve these equations, the result is the placement of each transistor in the layout.
The main examples of stochastic methods are known as simulated annealing and genetic algorithms. The simulated annealing [8] is analogous to hardware annealing process. It basically involves perturbing independent variables by random values while the temperature controls the standard deviation used by the random number generator. Genetic algorithms [9] use basic principles of biology and emulates the natural process of evolution to find solutions to a problem.
For some of them, methods as simulated annealing and the genetic algorithm can be used to reduce the search space.
In the genetic algorithm, each solution is represented by a chromosome. A chromosome is usually composed by a binary vector where the variables formed by one or more bits are described. A population of chromosomes (possible solutions) is then created and genetic operators as mutation and crossover are applied in order to evolve the solutions to better results.
The approach presented in this work is basically divided in three phases. First, a classical genetic algorithm is used to generate some parameters concerning transistor orientation and the relationship between them. These parameters are used as placement constraints described in an algebraic modeling language. The second phase consists on solving the placement constraints by a nonlinear solver in order to find the optimal solution according to the given constraints. After that, the best solutions are propagated and genetic operators are applied to the solutions.
The pseudo code of the proposed approach is presented in Figure 1 . An initial set of solutions is generated in the function generatePopulation(N) where each chromosome in the population P has a set of constraints about the transistor P = generatePopulation( N ); do N times { foreach k in P { solveConstraints( k ); calculateFitness( k ); } P = doEvolution( P );
}

Figure 1. The proposed approach
In function solveConstraints(k), the parameters of the chromosome k are converted to an algebraic modeling language and the placement problem is solved.
The fitness of a is generated in the function
The function doEvolution(P) is basically the reproduction of the chromosomes in the population P to generate a new population with better results. In the generation of this new population, operations of elitism, mutation and crossover are applied to the chromosomes in order to propagate the best solutions and to evolve the other chromosomes. calculateFitness(k). The fitness of a chromosome is calculated based on the objective function as described in Section 6.
Initial Population Generation
The range of possible solutions in the process of the layout generation is related to the number of elements in a cell or in a macro-block. Moreover, the relation between these elements makes a solution better than the others. Thus, some techniques can be used to reduce the number of elements and consequently, decreasing the complexity of the layout generation problem.
Figure 2. An Euler path example
Transistor chaining is a technique that consists of grouping transistors when their drain/source diffusions can be shared. Its is clear that many solutions can be found to these set of transistors. In the approach proposed in this work, an Eulerian graph is used in order to generate the N solutions related to the initial population. Transistor chainings are randomly chosen to be used in the genetic algorithm.
The Placement Parameters
Each chromosome in the genetic algorithm is a set of parameters used in the placement constraints. Parameters used in transistor placement are basically the description of transistors orientation and the relationship between these transistors. Transistor orientation means whether a transistor must be placed horizontally or vertically and where the drain/source contacts are located, while the relationship between transistors is the relative placement of a transistor in relation to each other transistor. Table 1 shows the possible constraints resulting of the parameters C and Pc.
Table 1. Parameters to the transistors relationship
Based on these parameters, each chromosome is a binary vector containing information about orientation and relationship between transistors. The size of a chromosome is given by the Equation 1:
(1) parameters R and D, and the second part is related to parameters C and Pc.
The Mathematical Modeling
Once the parameters are defined in the chromosomes, they can be applied in an algebraic modeling in order to obtain the optimal placement solution with the respect to the given parameters and constraints. The main idea of this approach is to use a nonlinear solver to find the solution to the placement of transistors.
where T is the number of transistors. The first part of the equation 1 is related to
horizontally and Pc[M1,M2] = 0 indicates that the transistor M1 is placed in the left these structures, layout boundaries must be regular in order to allow the connection between adjacent cells at the moment of the entire circuit generation. Figure 6 illustrates the boundaries in a row-based layout.
Regions of PMOS and NMOS transistors may be determined by the implant areas and boundary constraints may be formulated according to the edges of these areas. Thus, the boundary constraints are given by width and height of the transistor.
Neighborhood Constraints
Neighborhood constraints are related to the possibility to connect transistors together. These constraints are separated into categories and they are responsible to give the correct distance between two adjacent transistors.
In order to verify the possibility of connection between transistors, the variables left, right, top and bottom are used. They are given by the following equations: From the definition of these variables, it is possible to understand how the neighborhood constraints are formulated. Table 1 presents the neighborhood constraints where sp is the spacing between polysilicon lines, sdc is the distance between a polysilicon line and a contact, wc is the width of a contact, sd is the spacing of two diffusion areas and sdp is the distance between a polysilicon line and a diffusion area.
Neighborhood constraints are separated in categories with the effort to deal with every possible relationship between two transistors. Only horizontal constraints are discussed here but similar equations are used vertically.
Seven different constraints are shown in Figure 7 and Table 2 Let n be the number of connections and m the number of transistors, the position to gate, drain and source can be inserted in matrix notation to the horizontal and coordinates X and Y of the nets are given by (8) where i∈T and Δ ni where the connection is located as shown in Figure 8 . The matrix to vertical coordinates Q y is composed based on the same idea.
The Objective Function
The goal of the proposed technique is to reduce the wire length connecting the transistors. Thus, the objective function is based on the connection constraints and it is obtained by Figure 9 shows the placement of two cells using the proposed algorithm. The transistor placement of a 12-transistor XOR gate is shown in (a) and the placement of a 10-transistor XOR is shown in (b). These cells were routed with a simple routing algorithm. The compaction step is under development and will be applied in the layout as a last step. Table 3 shows some results of the comparison between the proposed technique and a pure Eulerian placement algorithm used in [10] . Results show that the proposed technique deals with the transistor placement problem. The area gain is around 4.5 % .
Cell Placement Results
Figure 9. Preliminary placement examples
The drawback of this technique is the execution time. While a pure Eulerian algorithm execute the placement task very quickly, the proposed technique take hours in some cases to solve the placement problem. As the genetic algorithm works with random information, the execution time presented in Table 3 is the average time of at least 5 executions of each cell.
The used mathematical language is the AMPL [11] associated to a linear/non linear problem solver called MINOS [12] . Academic versions of these softwares were used in this work.
Conclusion
This work presents an approach where a genetic algorithm is used in association with mathematical programming to address the transistor placement problem. The following points summarize the proposed approach when working with the transistor placement problem:
1. The search for the Euler path is used to create transistor chains. A set of these chains is chosen randomly and used as initial set of possible solutions; 2. A genetic algorithm is used to reduce the search space of solutions; 3. An analytical programming is solved by a non-linear solver and the solution is the optimal position to each transistor. 
